

03/29/00  
JC668 U.S. PTO

Case Docket No. P107317-00003  
Date March 29, 2000

ASSISTANT COMMISSIONER FOR PATENTS  
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. §1.53(b) is the patent application of:

Inventor(s): Takeshi YAMAMOTO

For: IMAGE PROCESSING APPARATUS AND METHOD

JC642 U.S. PTO  
09/537669  
03/29/00

Specification (16 pages)  
 6 sheets of drawings  
 Declaration and Power of Attorney  
     Newly executed  
 Return Receipt Postcard  
 An assignment of the invention to Fuji Photo Film Co., Ltd. with PTO-1595  
 A certified copy of Japan application No. Hei 11-089364 dated March 30, 1999  
 Notification of Change of Name and Address  
 A filing fee, calculated as shown below:

(Col. 1)	(Col. 2)	No. Extra
FOR:	No. Filed	
<b>BASIC FEE</b>		
TOTAL CLAIMS	17 - 20 =	* 0
INDEP CLAIMS	2 - 3 =	* 0
<b>XX MULTIPLE DEPENDENT CLAIM PRESENTED</b>		

\* If the difference in Col. 1 is less than zero, enter "0" in Col. 2

Small Entity		Other Than A Small Entity	
RATE	FEE	RATE	FEE
	\$345	or	\$690
× 9 =		or	× 18 =
× 39 =		or	× 78 =
+130 =		or	+260 = \$260
TOTAL		or	\$950

Check No. 288572 in the amount of \$ 990.00 is enclosed to cover the filing fee and  assignment recordation. The Commissioner is hereby authorized to charge payment for any additional filing fees associated with this communication or credit any overpayment to Deposit Account No. 01-2300.

Respectfully submitted,

AREN'T FOX KINTNER PLOTKIN & KAHN PLLC

By: Douglas H. Goldhush  
Reg. No. 33,125

1050 Connecticut Avenue, N.W., Suite 600  
Washington, D.C. 20036-5339  
(202) 857-6000

DHG:scc

# IMAGE PROCESSING APPARATUS AND METHOD

This application is based on Japanese Patent Application HEI  
11-089364, filed on March 30, 1999, the entire contents of which are incorporated  
11-089364, filed on March 30, 1999, the entire contents of which are incorporated

5 herein by reference.

## BACKGROUND OF THE INVENTION

### a) Field of the Invention

The present invention relates to techniques of processing image data

10 output from an image sensor, and more particularly to an image processing apparatus and method which can compensate for defects of pixels of an image sensor through digital data processing.

### b) Description of the Related Art

Fig. 5 shows the structure of a general image processing apparatus.

15 An image processing apparatus may be a digital camera. Image data output from an image sensor (CCD) 10 is sequentially written in a DRAM 11, for example, one line after another. Pixel data of all lines, i.e., image data of one frame, is temporarily written in DRAM 11.

20 The image data of one frame once written in DRAM 11 is read under the control of a host CPU 12 to write it in another storage medium, to output it to a display device, or to further process it and output the result.

An image sensor 10 manufactured in a semiconductor factory has defective pixels with some percentage. Even if there are some defective pixels among several hundred thousand pixels or several million pixels of each product, 25 such defects are permitted as commercial products. Since pixel defects lower the image quality, it is preferable to correct the defects by some means. For example,

data of defective pixels are corrected by digital processing techniques or the like.

The positions of defective pixels of an image sensor can be known at the stage of manufacture inspection. The position information of defective pixels is supplied from a manufacturer of image sensors, and stored in an external memory 13.

5 The position information of defective pixels is supplied from the external memory 13 to the host CPU 12 which executes a process of correcting data of defective pixels of the image sensor in the following manner.

Image data of one frame supplied from the image sensor 10 is once written in DRAM 11 together with image data of defective pixels. Next, the position 10 information of defective pixels of the first one line is fetched from the external memory 13 to correct the data of the defective pixels designated by the defective pixel position 13 information. This defective data correction process is performed for all lines containing defective pixels.

15 Referring to Figs. 4(A) and 4(B), a process of correcting defective pixel data will be detailed. Fig. 4(A) is a schematic diagram showing a layout of some pixels in one line of a monochrome image sensor. A pixel 21 indicated by a cross mark is a defective pixel. In accordance with the defective pixel position information, the host CPU 12 reads the data of normal pixels 20 and 22 one pixel before and after 20 the defective pixel 21, from DRAM 11. An average of the data of the pixels 20 and 22 is calculated. The data at an address of the defective pixel 21 in DRAM 11 is replaced by the calculated average data. This data correction process is executed for all lines containing defective pixels, and the data of defective pixels in DRAM 11 is corrected.

Fig. 4B is a schematic diagram showing a layout of some pixels in two 25 lines of a color image sensor. This pixel layout is called a Bayer matrix. In the Bayer matrix, a row alternately disposing an R (red) pixel and a G (green) pixel and a

row alternately disposing a B (blue) pixel and a G (green) pixel are alternately disposed in the column direction.

It is assumed that an R pixel 31 indicated by a cross mark is a defective pixel in a subject line n. In accordance with the defective pixel position information, 5 the host CPU 12 reads the data of normal R pixels (same color as the defective pixel) forward and backward nearest to the defective pixel 31, from DRAM 11. An average of the data of the two normal pixels 30 and 32 is calculated. The data in DRAM 11 at an address of the defective R pixel 31 is replaced by the calculated average data. Defective data for the B and G pixels is corrected by the similar process. This data 10 correction process is executed for all lines containing defective pixels, and the data of defective pixels in DRAM 11 is corrected.

Image data of one frame subjected to the defect data correction is read from DRAM 11 to follow a next process of reading the image data in another storage, to output it to a display device, or to further process it and output the result.

15 The image processing apparatus described above executes the defect pixel data correction process after image data of one frame from the image sensor is once written in DRAM 11. The operation of reading data of normal pixels near the defective pixel from DRAM 11, executing the defective pixel data correction process, and overwriting image data in DRAM 11 takes a process time of about 10 clocks.

20 Since the defective pixel data correction process is repeated as many as the number of defective pixels, it takes a fairly long to calculate the correction data for all defective pixels and write it in DRAM. This results in a long time taken to correct image data of one frame picked up with an image sensor with defective pixels and output corrected image data. There is therefore a long wait time for a picked up 25 image to be displayed. Since the time necessary for the defective pixel data correction is long, this correction is not applied to a monitor moving image having a

frame rate of 30 frames per sec.

## SUMMARY OF THE INVENTION

It is an object of the present invention to provide an image processing apparatus and method capable of correcting data of defective pixels at high speed and with a simple circuit structure.

According to one aspect of the present invention, there is provided an image processing apparatus for processing image data supplied from an image sensor, comprising: a memory having a first field for storing image data of one frame and a second field for storing position data of a defective pixel of the image sensor; control means for controlling image data to write into the memory and image data to read from the memory; a counter for counting the number of pixels of image data sequentially transferred from the image sensor; and a defect correction circuit for correcting the image data of each pixel sequentially transferred from the image sensor in accordance with image data of pixels adjacent to a pixel whose image data is currently transferred, wherein the control means writes the image data corrected by the defect correction circuit in the first field of the memory at a storage location corresponding to the defect pixel, if a count of the counter becomes coincident with a number corresponding to the position data of the defective pixel in the second field of the memory, and writes the image data supplied directly from the image sensor in the first field, if the count is not coincident with the number corresponding to the position data of the defective pixel.

According to another aspect of the invention, there is provided an image processing method of processing image data supplied from an image sensor, comprising the steps of: (a) reading defective pixel position data of one line of the image sensor from a memory; (b) sequentially fetching the image data from the image

sensor; (c) counting the number of pixels of the image data fetched from the image sensor; (d) correcting the image data sequentially transferred from the image sensor in accordance with image data of pixels adjacent to a pixel whose image data is currently transferred; and (e) writing the corrected image data in the memory at a storage location corresponding to the defective pixel, if a count becomes coincident with a number corresponding to the position data of the defective pixel, and writing the image data not corrected and supplied directly from the image sensor in the memory, if the count is not coincident with the number corresponding to the position data of the defective pixel.

10            Each time image data is fetched from the image sensor, the data correction process for a defective pixel is executed, and image data of a normal pixel or correction data of a defective pixel is written in the memory. Accordingly, image processing can be performed at high speed.

15            As above, image processing substantially in real time is possible. An image picked up with an image sensor having defective pixels can be corrected and reproduced at high speed. A moving image can also be reproduced substantially in real time. Image data of a defective pixel can be corrected with a simple circuit.

#### BRIEF DESCRIPTION OF THE DRAWINGS

20            Figs. 1A, 1B and 1C are a block diagram of an image processing apparatus and diagrams illustrating the operation thereof, according to an embodiment of the invention.

Fig. 2 is a flow chart illustrating the operation of the image processing method according to an embodiment of the invention.

25            Figs. 3A and 3B are block diagrams showing the structure of a defect correction circuit of the image processing apparatus of the invention, Fig. 3A shows

the structure of the circuit performing a correction process using adjacent pixels in the row direction, and Fig. 3B shows the structure of the circuit performing a correction process using adjacent pixels in the column direction.

Figs. 4A and 4B are diagrams showing the layout of pixels illustrating  
5 how data of defective pixels is corrected.

Fig. 5 is a block diagram of a conventional image processing apparatus.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figs. 1A, 1B and 1C are a block diagram of an image processing apparatus and diagrams illustrating the operation thereof, according to an embodiment of the invention. Fig. 2 is a flow chart illustrating the operation of the image processing method to be executed by the apparatus shown in Figs. 1A to 1C, the method including a defective pixel data correction process. With reference to the accompanying drawings, the operation of the embodiment apparatus will be described. Referring to Fig. 1A, reference numeral 1 represents a counter for counting the number of pixels of image data of one frame to be transferred from an image sensor (CCD) 10. The image data is serially transferred from the image sensor at a clock signal of, for example, 12.27 MHz. Reference numeral 2 represents a correction circuit for defective pixel data. Reference numeral 3 represents an image data delay circuit. Reference numeral 4 represents a DRAM for storing image data and defective pixel information of at least one frame. Reference numeral 5 represents a host CPU for controlling these circuits. Reference numeral 6 represents a bus line. Reference numeral 13 represents an external memory for storing the defective pixel information of the image sensor 10. The defective pixel 20 information is supplied from a manufacturer of the image sensor.

The memory field of DRAM 4 includes an image data field 4a for storing

image data of one frame and a defective pixel field 4b for storing defective pixel information. The pixel defect information of the image sensor 10 in the external memory 13 is supplied to and stored in the defect information field 4b.

The memory field of DRAM 4 is schematically shown in Fig. 1B. An address in DRAM 4 is identified by a row address RA and a column address CA. In the image data field 4a, image data of each line of the image sensor 10 is stored in each field L<sub>1</sub> to L<sub>n</sub> (n is the line number) at a corresponding row address RA, and defective pixel information of each line is also stored in each field D<sub>1</sub> to D<sub>n</sub> at a corresponding row address. For example, pixel data of the first line is stored in the field L<sub>1</sub> at the first row address, and the defective pixel information of the first line is stored in the field D<sub>1</sub> at the first row address.

Fig. 1C shows the format of the defective pixel information field D<sub>n</sub>. If a flag 51 of upper 4 bits is 0, it means that there is a single defective pixel at the n-th line. If the flag is 1, it means that there are two consecutive defective pixels. If the flag is 2, it means that there are three consecutive defective pixels. If the flag is 3, it means that there are four consecutive defective pixels. A defective pixel position information field 52 of lower 12 bits indicates the position of a single defective pixel on the line, and indicates the position of the first defective pixel if there are consecutive defective pixels.

For example, DRAM 4 can store data of 16 bits at one address, and each field D<sub>n</sub> has four sets of the defective pixel information of 16 bits shown in Fig. 1C. These numbers are only illustrative and the embodiment is not intended to be limited to those numbers. If there is no defective pixel in line, the position information field 52 is set with 1 for all lower 12 bits.

With the memory format of this embodiment, if the image size of the image sensor corresponds to, for example, VGA (640 horizontal pixels x 480 lines),

the defective position information can show the positions of maximum 7680 defective pixels (= 4 consecutive defects x 4 sets x 480 lines), and the data of these defective pixels can be corrected.

The image processing process of this embodiment will be described

5 with reference to Fig. 2 and when necessary to Figs. 1A to 1C. First, prior to fetching the image data of the first line from the image sensor 10, the defective pixel data of the first line is read from the defective pixel information field 4b (Fig. 1B) of DRAM 4. The read information is supplied to the counter 1 (Fig. 1A) at Step 40. For example, a number corresponding to the position of a defective pixel is input to the counter 1,

10 and each time data of a pixel is supplied, the count is decremented so that when the count becomes 0, the supplied data is the data of the defective pixel.

Next, at Step 41 the operation of fetching image data from the image sensor 10 starts. During this data fetch, the counter 1 counts the number of pixels of the fetched data. In parallel to the image data fetch, the defect correction circuit 2 generates (calculates) correction data for all of the pixels irrespective of whether or not there is a defective pixel. The correction data generation (calculation) is performed by a method similar to that described with reference to Figs. 4A and 4B. In this embodiment, however, the correction data generation (calculation) is performed by the defect correction circuit 2, whereas the conventional apparatus shown in Fig. 5, it is performed by the host CPU 12.

20 Fig. 3A shows an example of the defect correction circuit 2 for monochrome image data. In order to generate the correction data for each pixel, data A and data B adjacent to the subject pixel are input to an adder 61 and added together. The lowest bit of the addition result  $A + B$  is cut off so that  $((A+B)/2)$  or an average of A and B can be obtained. A more specific example will be described.

25 First, the case wherein the correction data is generated by using data of

adjacent pixels in the row direction will be described. It is assumed that the correction data for the m-th (m is an optional positive integer) pixel of the first line is generated. Pixel data (8 bits) X(m-1) at (m-1)-th pixel and pixel data (8 bits) X(m+1) at (m+1)-th pixel are input from the image sensor to the adder 61 to calculate a sum at Step 5 [X(m-1) + X(m+1)]. Of the 9-bit output from the adder 61, the upper 8 bits are selected. Namely, the sum is divided by 2, i.e., [X(m-1) + X(m+1)]/2, by cutting off the lowest one bit. The value of the upper 8 bits is an average of the input data of two pixels, and is used as the correction data. The defect correction is fundamentally the same for color image data. The correction data may be generated at Step 10 by another known method instead of the above-described method.

Next, it is checked at Step 42 whether the count becomes coincident with the value corresponding to the defect pixel position information in the defect pixel information field 4b. If coincident, at Step 43 the correction data generated at Step 41 is written in the data field 4a of DRAM 4 at the address of the defective pixel 15 position. If not coincident at Step 42, the image data supplied from the image sensor 10 and delayed by a delay circuit 3 by a proper time, e.g., one row, in response to an instruction from the host CPU 5 issued in accordance with the defect position information, is written in the data field 4a of DRAM 4.

Next, it is checked at Step 47 whether the process is completed for all 20 pixel data in the line. If not, the flow returns to Step 41 to repeat the above process for the next pixel data. If the process is completed for all pixel data in the line, the flow advances to Step 45.

It is checked at Step 45 whether data of all lines is written. If not, the flow returns to Step 40 to repeat the above process for the next line. The above 25 process is repeated until image data of all lines of one frame is written in DRAM 4.

After all the image data including correction data is written in DRAM 4,

the image data is read from DRAM 4 at Step 46. If necessary, another image processing is executed and then the image data is supplied to the display device.

Moving image data is received from the image sensor at a clock of, for example, 12.27 MHz. Moving image data is supplied to the display device at a clock of, for example, 12.27 MHz. With the embodiment method, moving image data received from the image sensor 10 can be corrected and displayed on the display device in real time of 30 frames/sec.

If the data read time of DRAM 4 is considerably faster than the data transfer rate, data may be read and output each time the data write at Step 43 or Step

10 44 is completed.

If the pixel at the end of one line is a defective pixel, the correction data can be generated by using the data of the pixel adjacent to the subject pixel. If there are consecutive defective pixels in one line, the correction data can be generated through vertical interpolation. If an L row contains consecutive defective pixels, the 15 correction data is generated by using the data of corresponding m-th pixels at (L-1) and (L+1) rows. In this case, the delay circuit gives a delay time corresponding to three rows to the image data supplied from CCD 10 in response to an instruction the host CPU 5 issued in accordance with the defect pixel information in DRAM 4. The correction data may be generated through weighted mean in accordance with distances from the defective pixel.

20 Fig. 3B shows an example of the defect correction circuit capable of calculating weighted mean. In generating the correction data of a defective pixel, data A and data B of adjacent pixels are input to an adder 61. In this case, for example, a distance from the defective pixel is taken into consideration. It is assumed that the distance of the pixel of data A is  $a_1$  from the defective pixel, and the 25 distance of the pixel of data B is  $b_1$  from the defective pixel. The data input to the

adder 61 is weighted to, for example,  $cA/a_1$  and  $cB/b_1$ . The data is added by the adder and bit-shifted to output weighted mean of  $(cA/a_1 + cB/b_1)/2 = c(Ab_1 + Ba_1)/2a_1b_1$ .

In this embodiment, the memory is provided with the field for storing  
5 defective pixel information, each time pixel data is fetched from the image sensor, the data correction process is executed, and image data or correction data is selected in accordance with the defective pixel information and written in the memory. Image processing substantially in real time is possible for each line. An image picked up with an image sensor having defective pixels can be corrected and reproduced at  
14 0 high speed. A moving image can also be reproduced substantially in real time. Image data of a defective pixel can be corrected with a simple circuit including the counter and defect correction circuit.

The present invention has been described in connection with the preferred embodiments. The invention is not limited only to the above embodiments.

15 It is apparent that various modifications, improvements, combinations, and the like can be made by those skilled in the art.

~~WHAT IS CLAIMED IS:~~

1. An image processing apparatus for processing image data supplied from an image sensor, comprising:  
    a memory having a first field for storing image data of one frame and a second field for storing position data of a defective pixel of the image sensor;  
    control means for controlling image data to write into said memory and image data to read from said memory;  
    a counter for counting the number of pixels of image data sequentially transferred from the image sensor; and  
    10 a defect correction circuit for correcting the image data of each pixel sequentially transferred from the image sensor in accordance with image data of pixels adjacent to a pixel whose image data is currently transferred,  
        wherein said control means writes the image data corrected by said defect correction circuit in the first field of said memory at a storage location corresponding to the defect pixel, if a count of said counter becomes coincident with a number corresponding to the position data of the defective pixel in the second field of said memory, and writes the image data supplied directly from the image sensor in the first field, if the count is not coincident with the number corresponding to the position data of the defective pixel.

15

20 2. An image processing apparatus according to claim 1, wherein a storage location in said memory is identified by a row address and a column address, the first field stores the image data of each line at a corresponding row address, and the second field stores the position data of the defective pixel at the same row address.

25 3. An image processing apparatus according to claim 1 or 2, wherein the

second field of said memory stores information representative of a single defective pixel or the number of consecutive defective pixels and information representative of a position of the defective pixel in each line.

5 4. An image processing apparatus according to claim 1, wherein said defect correction circuit calculates an average of image data of pixels adjacent to a subject pixel.

5. An image processing apparatus according to claim 1, further comprising  
10 10 an external memory, which store position data of defective pixel of the image sensor.

6. An image processing apparatus according to claim 1, wherein said memory is a dynamic random access memory.

15 7. An image pickup apparatus including a display device for displaying an image signal processed by the image processing apparatus according to claim 1.

8. An image pickup apparatus according to claim 7, wherein the display device is a liquid crystal display.

20 9. An image processing apparatus according to claim 1, further comprising a delay circuit for delaying the image data from the image sensor by a time required for a defect correction process, if the count of said counter is not coincident with the value corresponding to the position data of the defective pixel.

25 10. An image processing method of processing image data supplied from

an image sensor, comprising the steps of:

(a) reading defective pixel position data of one line of the image sensor from a memory;

(b) sequentially fetching the image data from the image sensor;

5 (c) counting the number of pixels of the image data fetched from the image sensor;

(d) correcting the image data sequentially transferred from the image sensor in accordance with image data of pixels adjacent to a pixel whose image data is currently transferred; and

10 (e) writing the corrected image data in the memory at a storage location corresponding to the defective pixel, if a count becomes coincident with a number corresponding to the position data of the defective pixel, and writing the image data not corrected and supplied directly from the image sensor in the memory, if the count is not coincident with the number corresponding to the position data of the defective 15 pixel.

11. An image processing method according to claim 10, wherein a storage address in the memory is identified by a row address and a column address, the memory stores the position data of the defective pixel in each line at a row address

20 corresponding to the line, and said step (e) writes the image data not corrected or the correction image data in each line in the memory at a row address corresponding to the line and at a corresponding column address.

12. An image processing method according to claim 10, wherein said step

25 (d) calculates an average of image data of pixels adjacent to a subject pixel.

13. An image processing method according to claim 10, wherein said step  
(d) calculates an average of image data of pixels adjacent to a subject pixel in a row  
direction.

5 14. An image processing method according to claim 10, wherein said step  
(d) calculates an average of image data of pixels adjacent to a subject pixel in a  
column direction.


15. An image processing method according to claim 10, wherein said step  
10 (d) performs a weighing process in accordance with distances between pixels  
adjacent to a subject pixel and the subject pixel.

16. An image processing method according to claim 12, wherein the  
calculation process is a process of dividing a sum of pixel data of two pixels adjacent  
15 to a subject pixel and cutting a lowest one bit.


## ABSTRACT OF THE DISCLOSURE

An image processing apparatus includes: a memory having a first field for storing image data and a second field for storing defective pixel position data; a counter for counting the number of pixels of image data sequentially transferred from an image sensor one line after another; a defect correction circuit for correcting the image data of each pixel sequentially transferred from the image sensor in accordance with image data of pixels adjacent to a pixel whose image data is currently transferred; and a controller for writing the corrected image data in the memory if the count becomes coincident with the position data of the defective pixel, and writing the image data not corrected and directly supplied from the image sensor in the memory, if the count is not coincident with the position data of the defective pixel. An image processing apparatus and method is provided which is capable of correcting defective pixel data at high speed with a simple circuit.


**FIG.1A**




**FIG.1B**




**FIG.1C**




**FIG.2**




**FIG.3A**



**FIG.3B**




**FIG.4A**



**FIG.4B**

	G	B	G	B	G		
	R	G	X	G	R		
	{	3 0	{	3 1	{	3 2	}

**FIG.5**



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# Declaration and Power of Attorney For Patent Application

特許出願宣言書及び委任状

## Japanese Language Declaration

日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者であると（下記の名称が複数の場合）信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

IMAGE PROCESSING APPARATUS ANDMETHOD

上記発明の明細書（下記の欄でx印がついていない場合は、本査に添付）は、

the specification of which is attached hereto unless the following box is checked:

月 日に提出され、米国出願番号または特許協定条約  
国際出願番号を とし。  
(該当する場合) に訂正されました。

was filed on \_\_\_\_\_  
as United States Application Number or  
PCT International Application Number  
\_\_\_\_\_ and was amended on  
\_\_\_\_\_ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は、連邦規則法典第37編第1条56項に定義されるところ、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

**Japanese Language Declaration**

## (日本語宣言書)

私は、米国法典第35編119条(a)-(d)項又は365条(b)項に基いて下記の、米国以外の國の少なくとも一ヵ國を指定している特許協力条約365(a)項に基く国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

**Prior Foreign Application(s)**

外国での先行出願

<u>Hei 11-089364</u>	<u>Japan</u>	<u>30/03/99</u>	<input type="checkbox"/>
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>
(Number) (番号)	(Country) (国名)	(Day/Month/Year Filed) (出願年月日)	<input type="checkbox"/>

私は、第35編米国法典119条(e)項に基いて下記の米国特許出願規定に記載された権利をここに主張いたします。

私は、下記の米国法典第35編120条に基いて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約365条(c)に基く権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第35編112条第1項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願提出日までの期間中に入手された、連邦規則法典第37編1条56項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

**Priority Not Claimed**

優先権主張なし

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, Section 112. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

(Application No.) (出願番号)	(Filing Date) (出願日)

(Status: Patented, Pending, Abandoned)  
(現況: 特許可済、係属中、放棄済)

(Status: Patented, Pending, Abandoned)  
(現況: 特許可済、係属中、放棄済)

私は、私自身の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第18編第1001条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失敗することを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

### Japanese Language Declaration

(日本語宣言書)

委任状： 私は下記の発明者として、本出願に関する一切の手続を米特許商標局に対して遂行する弁護士または代理人として、下記の者を指名いたします。（弁護士、または代理人の氏名及び登録番号を明記のこと）

David T. Nikaido, Reg. No. 22,663; Charles M. Marmelstein, Reg. No. 25,895; George E. Oram, Jr., Reg. No. 27,931; Robert B. Murray, Reg. No. 22,980; E. Marcie Emas, Reg. No. 32,131; Douglas H. Goldhush, Reg. No. 33,125

書類送付先

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith (list name and registration number)

直接電話連絡先：（名前及び電話番号）

Direct Telephone Calls to: (name and telephone number)

唯一または第一発明者名

Full name of sole or first inventor

Takeshi YAMAMOTO

発明者の署名

日付

Inventor's signature

TAKESHI YAMAMOTO

Date

10/03/00

住所

Residence

Kurokawa-gun, Miyagi, Japan

国籍

Citizenship

Japanese

私書箱

Post Office Address

c/o FUJI FILM MICRODEVICES CO., LTD.

1-6, Matsuzakadaira, Taiwa-cho,  
Kurokawa-gun, Miyagi, Japan

第二共同発明者

Full name of second joint inventor, if any

第二共同発明者

日付

Second inventor's signature

Date

住所

Residence

国籍

Citizenship

私書箱

Post Office Address

（第三以降の共同発明者についても同様に記載し、署名をすること）

(Supply similar information and signature for third and subsequent joint inventors.)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

YAMAMOTO

Serial No.: New Application

Filed: March 29, 2000

For: IMAGE PROCESSING APPARATUS AND METHOD

**NOTIFICATION OF CHANGE OF NAME AND ADDRESS**

Assistant Commissioner for Patents  
Washington, D.C. 20231

March 29, 2000

Sir:

Kindly change the correspondence name and address for the above-identified application to the following:

ARENT FOX KINTNER PLOTKIN & KAHN PLLC  
1050 Connecticut Avenue, N.W., Suite 600  
Washington, D.C. 20036-5339  
Telephone: (202) 857-6000  
Telefax: (202) 638-4810

Should any fees be due with respect to this paper, please charge Counsel's Deposit  
Account No. 01-2300.

Respectfully submitted,  
ARENT FOX KINTNER/PLOTKIN & KAHN PLLC

  
Douglas H. Goldhush  
Attorney for Applicant  
Reg. No. 33,125

Atty. Docket No. P107317-00003  
1050 Connecticut Avenue, N.W., Suite 600  
Washington, D.C. 20036-5339  
Tel: (202) 857-6000

DHG:scc